Logical Design of n-bit Comparators: Pedagogical Insight from Eight-Variable Karnaugh Maps

Rushdi, Ali Muhammad Ali and Zagzoog, Sultan Sameer (2019) Logical Design of n-bit Comparators: Pedagogical Insight from Eight-Variable Karnaugh Maps. Journal of Advances in Mathematics and Computer Science, 32 (3). pp. 1-20. ISSN 2456-9968

[thumbnail of Rushdi3232019JAMCS49186.pdf] Text
Rushdi3232019JAMCS49186.pdf - Published Version

Download (1MB)

Abstract

An -bit comparator is a celebrated combinational circuit that compares two -bit inputs and and produces three orthonormal outputs: G (indicating that is strictly greater than ), E (indicating that and are equal or equivalent), and L (indicating that is strictly less than ). The symbols ‘G’, ‘E’, and ‘L’ are deliberately chosen to convey the notions of ‘Greater than,’ ‘Equal to,’ and ‘Less than,’ respectively. This paper analyzes an -bit comparator in the general case of arbitrary and visualizes the analysis for on a regular and modular version of the 8-variable Karnaugh-map. The cases 3, 2, and 1 appear as special cases on 6-variable, 4-variable, and 2-variable submaps of the original map. The analysis is a tutorial exposition of many important concepts in switching theory including those of implicants, prime implicants, essential prime implicants, minimal sum, complete sum and disjoint sum of products (or probability-ready expressions).

Item Type: Article
Subjects: Archive Digital > Mathematical Science
Depositing User: Unnamed user with email support@archivedigit.com
Date Deposited: 07 Apr 2023 06:14
Last Modified: 19 Mar 2024 04:07
URI: http://eprints.ditdo.in/id/eprint/502

Actions (login required)

View Item
View Item